

Pai8485/Pai8486

1 Features

- Compatible with TIA/EIA-485-A
- Up to 5000Vrms Insulation voltage
- Logic side supply voltage (VDD1): 2.5V to 5.5V
- Bus side supply voltage (VDD2): 3V to 5.5V
- Low-EMI 500-kbps,16Mbps Data Rates
- Failsafe receiver for bus open, short, and idle
- 1/8 Unit load up to 256 nodes on bus
- High CMTI: ±85kV/us (Typical)
- Operation temperature: -40°C to 105°C
- RoHS-compliant, Wide-body SOIC-16 package
- Pin compatible to most isolated RS-485 transceivers
- Safety-related certifications: (Pending)
 - -1414-VPK VIORM per DIN VDE V0884-11:2017-01
 - 5000-VRMS isolation for 1 minute per UL 1577
 - CQC, TUV, and CSA approvals

2 Applications

- Isolated RS-485 Communication
- Solar inverter
- Factory automation & control
- Motor drives
- HVAC systems and building automation

3 General Description

The Pai84xx devices are 2PaiSemi isolated RS-485 transceivers which provide outstanding performance characteristics by using 2PaiSemi *iDivider*® technology.

Intelligent voltage divider technology (*iDivider*[®] technology) is a new generation digital isolator technology invented by 2PaiSemi. It uses the principle of capacitor voltage divider to transmit voltage signal directly cross the isolator capacitor without signal modulation and demodulation.

The Pai8485 is a Half-Duplex RS-485 Transceiver, while Pai8486 is a Full-Duplex RS-485 Transceiver. Both devices are certified with 5kVrms isolation voltage per UL 1577.

These devices are ideal for long transmission lines because the ground loop is broken to allow for a much larger commonmode voltage range.

These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The devices have a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus.

The data rate of Pai8485 is 500kbps. The data rate of Pai8486 is up to 16Mbps.

4 Functional Block Diagrams




Figure 1. Pai8485 & Pai8486 Functional Block Diagrams




Figure 2. Pai8485 Typical Application Circuit

Rev.0.2


Trademarks and registered trademarks are the property of their respective owners.

Room 307-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021-50850681 2Pai Semiconductor Co., Limited. All rights reserved. http://www.rpsemi.com/

Information furnished by 2Pai Semi is believed to be accurate and reliable. However, no responsibility is assumed by 2Pai Semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of 2Pai Semi.




5 Pin Configuration and Functions



Pin Functions: Half-Duplex Device

PIN NO.	NAME	DESCRIPTION
1	VDD1	Logic side power supply (VDD1)
2	GND1	Ground connection for VDD1
3	R	Receiver output
4	RE	Receiver enable. This pin disables the receiver output when high or open and enables the receiver output when low.
5	DE	Driver enable. This pin enables the driver output when high and disables the driver output when low or open.
6	D	Driver input
7	GND1	Ground connection for VDD1
8	GND1	Ground connection for VDD1
9	GND2	Ground connection for VDD2
10	GND2	Ground connection for VDD2
11	NC	No internal connection
12	А	Receiver non-inverting input on the bus side
13	В	Receiver inverting input on the bus side
14	NC	No internal connection
15	GND2	Ground connection for VDD2
16	VDD2	Bus side supply voltage (VDD2)





Pin Functions: Full-Duplex Device

PIN NO.	NAME	DESCRIPTION
1	VDD1	Logic side power supply (VDD1)
2	GND1	Ground connection for VDD1
3	R	Receiver output
4	RE	Receiver enable. This pin disables the receiver output when high or open and enables the receiver output when low.
5	DE	Driver enable. This pin enables the driver output when high and disables the driver output when low or open.
6	D	Driver input
7	GND1	Ground connection for VDD1
8	GND1	Ground connection for VDD1
9	GND2	Ground connection for VDD2
10	GND2	Ground connection for VDD2
11	A	Receiver non-inverting input on the bus side
12	В	Receiver inverting input on the bus side
13	Z	Driver inverting output
14	Y	Driver non-inverting output
15	GND2	Ground connection for VDD2
16	VDD2	Bus side supply voltage (VDD2)



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V _{DD1}	Supply voltage, side 1	-0.3	6	V
V _{DD2}	Supply voltage, side 2	-0.3	6	
V _{BUS}	Voltage on bus pins (A, B, Y, Z w.r.t GND2)	-7	12	V
VI	Logic voltage level (D, DE, /RE, R)	-0.5	VDD1+0.5 ⁽³⁾	V
lo	Output current on R pin		±10	mA
ΤJ	Maximum junction temperature		150	°C
T _{STG}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which

do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.(3) Maximum voltage must not exceed 6 V

6.2 ESD Ratings

				VALUE	UNIT
	Electrostatic Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	All pins except bus pins ⁽¹⁾	±6000		
V(ESD)				±12000	v
		22-C101 ⁽²⁾	±2000		

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	ТҮР	MAX	UNIT
V_{DD1}	Logic-side supply voltage, Side1	2.5		5.5	V
V_{DD2}	Bus-side supply voltage, Side2	3		5.5	V
Vı	Common Mode voltage at any bus terminal: A or B	-7		12	V
V _{IH}	High-level input voltage (D, DE, /RE inputs)	0.6*VDD1		VDD1	V
VIL	Low-level input voltage (D, DE, /RE inputs)	0	C).3*VDD1	V
V _{ID}	Differential input voltage, A with respect to B	-12		12	V
RL	Differential input resistance	54			Ω
I ₀	Output current, Driver	-60		60	mA
I _{OR}	Output current, Receiver	-8		8	mA
1/tui	Signaling rate Pai8485			500	kbps
1/tui	Signaling rate Pai8486			16	Mbps
T _A	Ambient temperature	-40		105	°C



6.4 Device Functional Modes

Driver Functional Table⁽¹⁾

	V _{DD2}	INPUT D	DRIVER ENABLE	OUTP	UTS ⁽²⁾		
V DD1		INPUTD	DE	Y / A	Z / B		
		н	н	н	L		
		L	н	L	н		
PU	PU	х	L	Hi-Z	Hi-Z		
		х	OPEN	Hi-Z	Hi-Z		
		OPEN	н	Н	L		
PD ⁽³⁾	PU	х	х	Hi-Z	Hi-Z		
PU	PD	х	х	Hi-Z	Hi-Z		
PD	PD	х	X	Hi-Z	Hi-Z		

(1) PU = Powered Up; PD = Powered Down; H = High Level; L = Low level; X = Irrelevant, Hi-Z = High impedance state

(2) The driver outputs are Y and Z for a full-duplex device. The driver outputs are A and B for a half-duplex device.

(3) A strongly driven input signal can weakly power the floating VDD1 through an internal protection diode and cause an undetermined output.

		Receiver Function	al Table ⁽¹⁾	·
V _{DD1}	V _{DD2}	DIFFERENTIAL INPUT V _{ID} = (V _A – V _B)	RECEIVER ENABLE (RE)	OUTPUT R
		-0.02 V ≤ VID	L	Н
		-0.2 V < VID < 0.02 V	L	Indeterminate
DU		VID≪ –0.2 V	L	L
PU	PU	Х	Н	Hi-Z
		Х	OPEN	Hi-Z
		Open, Short, Idle	L	Н
PD ⁽²⁾	PU	Х	Х	Hi-Z
PU	PD	Х	L	Н
PD ⁽²⁾	PD	Х	Х	Hi-Z

(1) PU = Powered Up; PD = Powered Down; H = Logic High; L= Logic Low; X = Irrelevant, Hi-Z = High Impedance (OFF) state

(2) A strongly driven input signal can weakly power the floating VDD1 through an internal protection diode and cause an undetermined output.

6.5 Thermal Information

	THERMAL METRIC	Pai848x	UNIT
			UNIT
R _{0JA}	Junction-to-Ambient thermal resistance	70	°C/W





6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
IEC 6064	44-1			•
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 21	um
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11)	≥400	V
	Material Group	IEC 60112	I	
		Rated mains voltage $\leqslant 150 V_{\text{RMS}}$	I-IV	
	Overvoltage category	Rated mains voltage \leq 300 V _{RMS}	I-IV	
		Rated mains voltage $\leq 400 V_{RMS}$	I-IV	
DIN V V	DE V 0884-11 (VDE V 0884-11):2017-01 ⁽²⁾		•	
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V _{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage (sine wave)	1000	V _{RMS}
VIOTM	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$, t = 60 s (qualification); t = 1 s (100% production)	7071	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Basic insulation, $1.2/50 \ \mu s$ combination wave, VTEST = $1.3 \times VIOSM$ (qualification)	5000	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method b1, V _{PR} = V _{IORM} × 1.5, 100% Production test with t = 1 s	≤5	pC
CIO	Barrier capacitance, input to output ⁽⁵⁾	V ₁ = 0.4 sin (4E6πt)	1.5	pF
R _{IO}	Isolation resistance, input to output ⁽⁵⁾	V_{IO} = 500 V, T_A = 25°C, all pins on each side of the barrier tied together creating a 2-terminal device	>1012	Ω
		V _{IO} = 500 V at T _S = 150°C	>109	Ω
	Pollution degree		2	
	Climatic category		40/125/21	
UL1577			_	
V _{ISO}	Withstand isolation voltage	VTEST = VISO, t = 60 s (qualification); VTEST = 1.2 × VISO, t = 1 s (100% production)	5000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) Pai848x is suitable for basic electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-pin device.



6.7 Safety-Related Certifications

The Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

UL	VDE	CQC
Recognized under UL 1577	DIN VDE V 0884-11:2017-01 ²	Certified under
Component Recognition Program ¹		CQC11-471543-2012
		GB4943.1-2011
Single Protection, 5000V rms Isolation Voltage	Basic insulation, V _{IORM} = 1414V peak, V _{IOSM} =5000V peak	Basic insulation at 1200V peak working voltage
File (pending)	File (pending)	File (pending)

6.8 Safety Limiting Values

Safety limiting⁽¹⁾intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ls	Safety input, output, or supply current	R _{θJA} = 70°C/W, V _I = 5.5 V, T _J = 150°C,			320	mA
		T _A = 25°C				
Ts	Safety temperature				150	°C

(1) The maximum safety temperature, Ts, has the same value as the maximum junction temperature, TJ, specified for the device. The Is and Ps parameters represent the safety current and safety power respectively. The maximum limits of Is and Ps should not be exceeded. These limits vary with the ambient temperature, TA.

The junction-to-air thermal resistance, R0JA, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_{S} = T_{A} + R_{\theta JA} \times P_{S}$, where $T_{J(max)}$ is the maximum allowed junction temperature.

 $Ps = Is \times VI$, where VI is the maximum input voltage.



6.9 Electrical Characteristics: Driver

(All typical specs are at VDD1=5V, VDD2=5V, TA=25°C, Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
		Open circuit voltage, unloaded bus, 3 V≤ vDD2 ≤ 5.5 V	3		VDD	
V _{OD}	Driver differential-output voltage magnitude	$R_L = 54 \Omega$, See Figure 5	1.5	2.3		V
	magnitude	R_L = 100 Ω (RS-422), See Figure 5	2	2.3		
		V _{test} from –7 V to +12 V, See Figure 5	1.5			
$\Delta V_{OD} $	Change in differential output voltage between two states	$R_L = 54 \ \Omega \text{ or } R_L = 100 \Omega$, See Figure 6	-0.2	0	0.2	V
V _{oc}	Common-mode output voltage	$R_L = 54 \Omega$ or $R_L = 100\Omega$, See Figure 6	1	2.6	3	
$\Delta V_{OC(SS)}$	change in steady-state common- mode output voltage between two states	$R_L = 54 \Omega \text{ or } R_L = 100\Omega$, See Figure 6	-0.1		0.1	V
		V_A or V_B at –7 V, Other input at 0 V	200		200	
l _{OS}	Short-circuit output current	V_A or V_B at 12 V, Other input at 0 V	-200		200	mA
l _i	Input current	V_D and V_{DE} = 0V or V_D and V_{DE} = V_{DD1}	-10		10	uA
СМТІ	Common-mode transient immunity	See Figure 13		85		kV/μs

6.10 Electrical Characteristics: Receiver

(All typical specs are at VDD1=5V, VDD2=5V, TA=25°C, Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
$V_{\text{TH+}}$	Positive-going input threshold voltage			-110	-10	mV
V _{TH-}	Negative-going input threshold voltage		-200	-140		mV
V_{hys}	Hysteresis voltage (V _{TH+} – V _{TH-})			30		mV
V _{OH}	Output high voltage on the R pin	V _{ID} = 200 mV, I _O = -4 mA	V _{DD1} -0.4	Ļ		V
V _{OL}	Output Low voltage on the R pin	V _{ID} = -200 mV, I _O = 4 mA			0.4	V
I _{O(Z)}	Output high-impendance current on the R pin	$V_{I} = -7$ to 12 V, Other input = 0 V	-1		1	uA
		V_A or V_B = 12 V, Other input at 0 V		0.04	0.1	
		V_A or V_B = 12 V, V_{DD} = 0, Other input at 0 V		0.06	0.13	
l _{i1}	Bus input current	V_A or $V_B = -7$ V, Other input at 0 V	-0.1	-0.04		mA
		V_A or $V_B = -7 V$, $V_{DD} = 0$, Other input at 0 V	-0.05	-0.03		
li	Input Current on the /RE pin	$V_{RE} = 0V \text{ or } V_{RE} = V_{DD1}$ -	-10		10	uA
R _{ID}	Differential input resistance	А, В	96			kΩ
CMTI	Common-mode transient immunity	See Figure 13		85		kV/μs

6.11 Supply Current

over recommended operating condition (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		ТҮР	MAX	UNIT
	Logic cide cumply current	/RE at 0 V or V_{DD1} , DE at 0 V or V_{DD1} (VDD1=3.3V)			3.2	mA
I _{DD1}	Logic-side supply current	/RE at 0 V or V_{DD1} , DE at 0 V or V_{DD1} (VDD1=5V)			3.3	mA
I _{DD2}	Bus-side supply current	/RE at 0 V or V_{DD1} , DE at 0 V, No load			4.4	mA



6.12 Switching Characteristics: Driver

(All typical specs are at VDD1=5V, VDD2=5V, TA=25°C, Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT		
Driver (Pai8485)						
t _{PLH} , t _{PHL}	Propagation delay	See Figure 7	0.5	us		
PWD ⁽¹⁾	Pulse skew (tphl - tplh)	See Figure 7	20	ns		
tr, tf	Differential output signal rise and fall time	See Figure 7	1	ns		
t _{PZH}	Enable time	See Figure 8	300	ns		
t _{PZL}	Enable time	See Figure 9	300	ns		
t _{PHZ}	Disable time	See Figure 8	25	ns		
tplz	Disable time	See Figure 9	25	ns		
Driver (Pa	ii8486)					
tplh, tphl	Propagation delay	See Figure 7	20	ns		
PWD ⁽¹⁾	Pulse skew (tphl – tplh)	See Figure 7	2.5	ns		
tr, tf	Differential outputsignal rise and fall time	See Figure 7	1.6	ns		
t _{PZH}	Enable time	See Figure 8	23	ns		
t _{PZL}	Enable time	See Figure 9	24	ns		
tрнz	Disable time	See Figure 8	27	ns		
t _{PLZ}	Disable time	See Figure 9	26	ns		

6.13 Switching Characteristics: Receiver

(All typical specs are at VDD1=5V, VDD2=5V, TA=25°C, Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT				
Receiver	Receiver (Pai8485)							
t _{PLH} , t _{PHL}	Propagation delay	See Figure 10	80	ns				
PWD ⁽¹⁾	Pulse skew (tphl – tplh)	See Figure 10	10	ns				
t _r , t _f	Differential outputsignal rise and fall time	See Figure 10	1	ns				
t _{PZH}	Enable time	See Figure 11 and Figure 12	9	ns				
t _{PZL}	Enable time	See Figure 11 and Figure 12	9	ns				
t _{PHZ}	Disable time	See Figure 11 and Figure 12	25	ns				
t PLZ	Disable time	See Figure 11 and Figure 12	6	ns				
Receiver	Pai8486)							
tplh, tphl	Propagation delay	See Figure 10	25	ns				
PWD ⁽¹⁾	Pulse skew (tphl – tplh)	See Figure 10	5	ns				
tr, tf	Differential outputsignal rise and fall time	See Figure 10	1	ns				
t _{PZH}	Enable time	See Figure 11 and Figure 12	9	ns				
t _{PZL}	Enable time	See Figure 11 and Figure 12	10	ns				
t PHZ	Disable time	See Figure 11 and Figure 12	25	ns				
t PLZ	Disable time	See Figure 11 and Figure 12	6	ns				



7 Parameter Measurement Information






Figure 5. Driver Voltages




(1) R_L = 100 Ω for RS422, R_L = 54 Ω for RS-485

Figure 6. Driver Voltages



(1) C_L includes fixture and instrumentation capacitance.

Figure 7. Driver Switching Specifications



(1) C_L includes fixture and instrumentation capacitance.

Figure 8. Driver Enable and Disable Times






Figure 9. Driver Enable and Disable Times




Figure 10. Receiver Switching Specifications







Figure 11. Receiver Enable and Disable Times







Pai8485/Pai8486



(1) C_L includes fixture and instrumentation capacitance.

Figure 13. Common Mode Transient Immunity (CMTI)—Half Duplex (Left) and Full Duplex (Right)



8 Detailed Description

8.1 Overview

The Pai84xx devices are 2PaiSemi isolated RS-485 transceivers which provide outstanding performance characteristics by using 2PaiSemi *iDivider*® technology.

Intelligent voltage divider technology (*iDivider*[®] technology) is a new generation digital isolator technology invented by 2PaiSemi. It uses the principle of capacitor voltage divider to transmit voltage signal directly cross the isolator capacitor without signal modulation and demodulation.

The Pai8485 is a Half-Duplex RS-485 Transceiver, while Pai8486 is a Full-Duplex RS-485 Transceiver. Both devices are certified with 5kVrms isolation voltage per UL 1577. These devices are ideal for long transmission lines because the ground loop is broken to allow for a much larger common-mode voltage range. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The devices have a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus. The data rate of Pai8485 is 500kbps. The data rate of Pai8486 is up to 16Mbps.

Figure 14 shows the functional block diagram of a half-duplex devices and Figure 15 shows the functional block diagram of the full-duplex devices.

8.2 Functional Block Diagrams




Figure 14. Half-Duplex Block Diagram




Figure 15. Full-Duplex Block Diagram





8.3 Device I/O Schematics




Figure 16. Device I/O Schematics

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the 2PAI component specification, and 2PAI does not warrant its accuracy or completeness. 2PAI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The Pai848x family consists of RS-485 transceivers commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. For half-duplex transmission, only one pair is shared for both transmission and reception of data. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T, whose value matches the characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.

9.2 Typical Application

The Pai84xx devices are designed for bidirectional data transfer on multipoint RS-485 networks.

An RS-485 bus has multiple transceivers that connect in parallel to a bus cable. Both cable ends are terminated with a termination resistor, RT, to remove line reflections. The value of RT matches the characteristic impedance, ZO, of the cable. This method, known as parallel termination, lets higher data rates be used over a longer cable length.

Half-duplex implementation, as shown in Figure 17, the driver and receiver enable pins let any node at any given moment be configured in either transmit or receive mode which decreases cable requirements.

Full-duplex implementation, as shown in Figure 18, requires two signal pairs (four wires). Full-duplex implementation lets each node to transmit data on one pair while simultaneously receiving data on the other pair.






Figure 17. Half-Duplex Transceiver Configurations




Figure 18. Typical RS-485 Network With Full-Duplex Transceivers

9.3 Design Requirements

Unlike an optocoupler-based solution, which requires several external components to improve performance, provide bias, or limit current, the Pai 84xx devices only require external bypass capacitors to operate.

9.4 Detailed Design Procedure

The RS-485 bus is a robust electrical interface suitable for long-distance communications. The RS-485 interface can be used in a wide range of applications with varying requirements of distance of communication, data rate, and number of nodes

9.5 Bus Loading

The current supplied by the driver must supply into a load because the output of the driver depends on this current. Add transceivers to the bus to increase the total bus loading. The RS-485 standard specifies a hypothetical term of a unit load (UL) to estimate the maximum number of possible bus loads. The UL represents a load impedance of approximately 12 k Ω . Standard-compliant drivers must be able to drive 32 of these ULs.The Pai84xx devices have 1/8 UL impedance transceiver and can connect up to 256 nodes to the bus.



10 Power Supply Recommendations

To make sure device operation is reliable at all data rates and supply voltages, a $0.1-\mu$ F bypass capacitor is recommended at the logic and transceiver supply pins (VDD1 and VDD2). The capacitors should be placed as near to the supply pins as possible. Additionally, a 10 μ F bulk capacitor on VDD2 improves transceiver performance during bus transitions in transmit mode.

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 19). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

• Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.

• Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.

• Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².

• Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

Put the VDD2 bypass capacitors on the top layer and as near to the device pins as possible. Do not use vias to complete the connection to the VDD2 and GND2 pins. If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

11.2 Layout Example




Figure 19. Recommended Layer Stack

OUTLINE DIMENSIONS




Figure 20.16-Lead Wide Body SOIC [WB SOIC-16] Outline Package-dimension unit(mm)

Land Patterns

16-Lead Wide Body SOIC [WB SOIC-16]

The figure below illustrates the recommended land pattern details for the π 1xxxxx in a 16-pin wide-body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 21. 16-Lead Wide Body SOIC [WB SOIC-16] Land Pattern

Table 17. 16-Lead Wide Body SOIC [WB SOIC-16] Land Pattern Dimensions

Dimension	Feature	Parameter	Unit	
C1			mm	
E Pad row pitch		1.27	mm	
X1 Pad width		0.60	mm	
Y1 Pad length		1.90	mm	

Note:

1. This land pattern design is based on IPC -7351

2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.


Top Marking



Line 1	PaiXXXXXX=Product name			
	YY = Work Year			
Line 2	WW = Work Week			
	ZZ=Manufacturing code from assembly house			
Line 3 XXXX, no special meaning				
Figure 22. Top marking				

REEL INFORMATION

16-Lead Wide Body SOIC [WB SOIC-16]



Note: The Pin 1of the chip is in the quadrant Q1 Figure 23.16-Lead Wide Body SOIC [WB SOIC-16] Reel Information

ORDERING GUIDE

Model Nam	e Duplex	Max Data Rate	Isolation Rating	No.of Nodes	Temperature Range	Package	MSL Peak Temp ¹	MOQ/ Quantity per reel ²
Pai8485-W1	R Half	500kbps	5 kV RMS	256	-40~105°C	WB SOIC-16	Level-2-260C-1 YEAR	1500
Pai8486-W1	R Full	16Mbps	5 kV RMS	256	-40~105°C	WB SOIC-16	Level-2-260C-1 YEAR	1500

¹. MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. ² MOQ, minimum ordering quantity.

IMPOR TANT NOTICE AND DISCLAIMER

2Pai semi intends to provide customers with the latest, accurate, and in-depth documentation. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, available modules, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. 2Pai semi reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. 2Pai semi shall have no liability for the consequences of use of the information supplied herein.

Trademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses granted hereunder to design or fabricate any integrated circuits.

Room 307-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021-50850681

2Pai Semiconductor Co., Limited. All rights reserved.

http://www.rpsemi.com/

REVISION HISTORY

Revision	Date	Page	Change Record
0.2	2022.11	All	Initial version